## Exercise (SS 2022) Comunication Systems and Protocols



Institut fuer Technik der Informationsverarbeitung Dr. Jens Becker, Matthias Stammler M. Sc.

## **Task 1: Serial Interface**



In the figure 1.1 the pulse diagram of a RS232 interface is given. Different transmission frames have been used for the communication. A transmission frame is composed of a start bit ('0'), 5-8 data bits, no (N, none) or one bit for even (E, even) or odd (O, odd) parity, as well as at least 1 or 2 stop bits (,1'). Possible frame formats are [5..8][N,O,E][1,2], for example 8N1 for 8 data bits, no parity bit and at least 1 stop bit.




Figure 1.1: Serial interface pulse diagram

1.1 Give all possible frame formats for the pulse sequences as shown in figure 1.1. All given pulse sequences are describing a correct transmission. Start of a transmission is always the startbit in the third timestep.



1.2 In the figure below different pulse sequences for a RS232 interface are given. Derive from the figure and the given frame formats if the transmission was error free. Mark the erroneous parts in the pulse diagrams.






Figure 1.2: RS232 pulse sequences

v3.1.1

Comunication Systems and Protocols · SS 2022

Aatr.	NIor			
mair.	1.00:			

ID:

1.3 Is it possible to detect errors without knowing the frame formats?

/1

- · Not in general.
- · Frame formut gives position of porty bit.
- · Ambigous transmissions possible.

Comunication Systems and Protocols · SS 2022

Matr. №: ID:

## Task 2: Flow-Control

A communication system is given in Figure 2.1. The sender's clock frequency is 1 MHz, the receiver's is 200 kHz. Both partners work synchronously to their own clock signal and try their best to communicate as fast as possible. They apply a Level-triggered Closed-loop Flow Control corresponding to Figure 3.1 for the high-level synchronization.



Figure 2.1: Level-triggered Closed-loop Flow Control

2.1 In Figure 2.2 the sensitive clock edges of the sender and the receiver as well as the signal values for the first sender clock period are shown. In order to avoid violations of setup and hold times, the data is put onto the bus and one clock cycle later the valid signal is set to '1' by the sender. The receiver will also set the accept signal one clock cycle after having received the data. Fill in the progression of all signal lines until the end of the time scale.




Figure 2.2: Signal progression diagram

2.2 Is this kind of synchronization free from error in this specific case? Justify your answer.

2.3 Propose a better solution for this communication scenario.


2.2: No, data 1 gets lost.


2.3: - Synchronise clocks to some frequency

- wait for poriod after XCk has been received - Apply edge triggered closed-loop flow control.

Comunication Systems and Protocols · SS 2022

Matr. №:		ID:
Task 3: Cy	clic Redundancy Check	/8
To protect a data tra	nsmission, CRC with the generator polynomial $g($	$f(x) = x^2 + 1$ is used.
	bit string that is associated with the generator poly	
3.2 What is the leng	gth of the checksum that is to be appended to the	data stream?
3.3 Calculate the d protected: 1001	(eh)(g(x)) = 2 data stream that will be transmitted if the follow 010101.	wing bit string is to be /2
Reception		
bit stream: 1001010	rstem that uses CRC for error protection, a sender 10110. Due to interferences during transmission refore reaching the receiving node.	
3.4 Denote the bit s	stream as it arrives at the receiving node.	/1
	CRC error detection scheme of the receiver assur	ming that the generator /2
	) = x2 + 1 has been used. receiver conclude from the result? Explain and dis lusion.	
Hardware Imp	lomentation	
_		
using linear feed	transmissions in a mobile device, the CRC schendback registers with XOR operations. Draw the sinulal CRC-12 ( $x^{12} + x^{11} + x^3 + x^2 + x + 1$ ).	- /1






Matr. №:	ID:
Task 4: Error Protection	
Cyclic Redundancy Check (CRC) - Exam Question	
4.1 Does the CRC scheme based on the generator polynomial $G(x) = (x + 1)$ receiver to detect all error patterns with exactly three erroneous bits?  Yes, because (x+1) is factor, every can be detected.	Justify. Odd nambo
4.2 The receiver of a CRC-protected message performs the CRC error and calculates a non-zero remainder. What can it reliably conclude occurrence of a transmission error?	with respect to the
Error occurd	
4.3 Two nodes use the generator polynomial $G(x) = x^4 + x + 1$ to exchange sages. To transmit a certain message, the sender calculates the corresponds this checksum to the raw message, and finally transmits the	sponding checksum, 🗀
0010 1 <mark>110 1</mark> 010 0011.	
Due to transmission errors, however, the recipient receives the bit str	ing
0010 1 <mark>000 0</mark> 010 0011.	
$f_{2}$ $f_{3}$ $f_{4}$ $f_{5}$ $f_{6}$	x). rs!
kn(Q) = len(Q(Q))	
4.4 Given the generator polynomial $G(x) = x^5 + x^4 + 1$ , what calculation do CRC-protected bit string "1111 0110 0001" perform as part of its error of Give both the dividend and the divisor of this calculation as a bit strict Hint: This question does not require you to perform the calculation!  Calculation Officery of the calculation of the calculati	detection procedure? ng.
	210. KE.
v3.1.1 Comunication Systems and Protocols · SS 2022	
v3.1.1 Comunication Systems and Protocols · SS 2022	5/6

Matr. №: ID:

4.5 To transmit it over a channel, the message "0100 0111 01" shall be protected by a CRC checksum. Using the generator polynomial  $G(x) = x^4 + x^3 + x + 1$ , calculate this checksum and give the bit string that is sent to the receiver.





4.6 Give the CRC generator polynomial that is implemented by the linear feedback shift register shown in Figure 4.1.



Figure 4.1: Simplified shift register implementation of a CRC scheme

E(x)= x12 + x11 + x7 + x5 + x+1

Comunication Systems and Protocols · SS 2022